Gazette entry
US9880922B1
Automatically generating a graphical model from a text-based program; HDL and synthesis
The reverse compiler: text program to graphical model, including HDL and synthesis.
- Family
- Block diagrams and statecharts → embedded code and HDL
- Tags
- simulink · fpga
How to cite
US9880922B1, “Automatically generating a graphical model from a text-based program; HDL and synthesis,” MathWorks / Simulink, 2018.
Same family
- US7503027B1Hardware description language code generation from a state diagram (related)
- US7680632B1Test precondition items for automated analysis and test generation
- US7729894B1Test postcondition items for automated analysis and test generation
- US7752559B1Graphical model preparation for embedded deployment
- US7840913B1Restricting state diagrams to Moore/Mealy machines
- US7865350B1Partitioning a model in modeling environments