# US9135143B2

**Automated analysis of compilation processes in a graphical specification and constraint language**

- Year: 2015
- Kind: granted
- Family: [National Instruments / LabVIEW](https://lattice-gazette.pages.dev/families/labview.md)
- Tags: labview, formal
- Google Patents: https://patents.google.com/patent/US9135143B2

Automated analysis of compilation processes in a graphical specification and constraint language. Filed in the National Instruments / LabVIEW cluster.

## Citation

`US9135143B2, "Automated analysis of compilation processes in a graphical specification and constraint language," National Instruments / LabVIEW, 2015. Indexed at Lattice Gazette.`

## Advertisement

**Volta Lattice** — The fabric, compiled. Place, route, and time the bitstream from the same graph you already drew. One desk for FPGA teams who still read patents. [Ask the desk](/inventory#ad-volta-lattice)