# US8141011B1

**Hardware description language code generation from a state diagram**

- Year: 2012
- Kind: granted
- Family: [MathWorks / Simulink](https://lattice-gazette.pages.dev/families/simulink.md)
- Tags: simulink, fpga, statechart, codegen
- Google Patents: https://patents.google.com/patent/US8141011B1

Hardware description language code generation from a state diagram. Filed in the MathWorks / Simulink cluster.

## Citation

`US8141011B1, "Hardware description language code generation from a state diagram," MathWorks / Simulink, 2012. Indexed at Lattice Gazette.`

## Advertisement

**Drafter & Co.** — Diagrams that emit Verilog. A drawing board that lowers to synthesizable RTL. No second source of truth, no late rewrite into HDL. [See the board](/inventory#ad-drafter)