# US7979848B2

**Pattern matching in procedure development and verification**

- Year: 2011
- Kind: granted
- Family: [Formal specification to code](https://lattice-gazette.pages.dev/families/formal-spec.md)
- Tags: formal-spec, verify
- Google Patents: https://patents.google.com/patent/US7979848B2

Pattern matching in procedure development and verification. Filed in the Formal specification to code cluster.

## Citation

`US7979848B2, "Pattern matching in procedure development and verification," Formal specification to code, 2011. Indexed at Lattice Gazette.`

## Advertisement

**Drafter & Co.** — Diagrams that emit Verilog. A drawing board that lowers to synthesizable RTL. No second source of truth, no late rewrite into HDL. [See the board](/inventory#ad-drafter)