# US7680632B1

**Test precondition items for automated analysis and test generation**

- Year: 2010
- Kind: granted
- Family: [MathWorks / Simulink](https://lattice-gazette.pages.dev/families/simulink.md)
- Tags: simulink, test
- Google Patents: https://patents.google.com/patent/US7680632B1

Test precondition items for automated analysis and test generation. Filed in the MathWorks / Simulink cluster.

## Citation

`US7680632B1, "Test precondition items for automated analysis and test generation," MathWorks / Simulink, 2010. Indexed at Lattice Gazette.`

## Advertisement

**Drafter & Co.** — Diagrams that emit Verilog. A drawing board that lowers to synthesizable RTL. No second source of truth, no late rewrite into HDL. [See the board](/inventory#ad-drafter)