# US10089081B2

**Method and/or apparatus for generating signal processing pipelines**

- Year: 2018
- Kind: granted
- Family: [Other graphical / visual programming](https://lattice-gazette.pages.dev/families/visual.md)
- Tags: visual, compilation
- Google Patents: https://patents.google.com/patent/US10089081B2

Method and/or apparatus for generating signal processing pipelines. Filed in the Other graphical / visual programming cluster.

## Citation

`US10089081B2, "Method and/or apparatus for generating signal processing pipelines," Other graphical / visual programming, 2018. Indexed at Lattice Gazette.`

## Advertisement

**Drafter & Co.** — Diagrams that emit Verilog. A drawing board that lowers to synthesizable RTL. No second source of truth, no late rewrite into HDL. [See the board](/inventory#ad-drafter)